1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
#include "stddef.h"
#include "string.h"
#include "r_typedefs.h"
#include "dr7f701441.dvf.h"
#include "r_dev_api.h"
#include "Internal_Flash.h"
#include "rh850_macros.h"
typedef enum
{
INT_DATA_FLASH_READ = 0U,
INT_DATA_FLASH_WRITE,
INT_DATA_FLASH_ERASE,
} Int_Data_Flash_Mode_en_t;
typedef struct
{
Int_Data_Flash_Mode_en_t enMode;
uint8_t u8Error;
uint16_t u16Ptr;
uint32_t u32Addr;
uint32_t u32DstAddr;
Int_Flash_Cb_Func_t pfnCompleteCb;
} Int_Data_Flash_Ctrl_st_t;
typedef struct
{
uint16_t u16Word[128];
} Int_Code_Flash_Buffer_st_t;
#define INT_FLASH_FACI_CMD_ISSUE(c) (*((volatile uint8_t *)0xFFA20000UL) = (c))
#define INT_FLASH_FACI_DAT_ISSUE(c) (*((volatile uint16_t *)0xFFA20000UL) = (c))
#define INT_FLASH_FACI_CMD_READ() (*((volatile uint8_t *)0xFFA20000UL))
#define INT_FLASH_CMD_PROG (0xE8U)
#define INT_FLASH_CMD_DMA_PROG (0xEAU)
#define INT_FLASH_CMD_ERASE (0x20U)
#define INT_FLASH_CMD_SUSPEND (0xB0U)
#define INT_FLASH_CMD_RESUME (0xD0U)
#define INT_FLASH_CMD_STAT_CLR (0x50U)
#define INT_FLASH_CMD_STOP (0xB3U)
#define INT_FLASH_CMD_BLANK_CHK (0x71U)
#define INT_FLASH_CMD_CFG_PROG (0x40U)
#define INT_FLASH_CMD_LOCK_BIT_PROG (0x77U)
#define INT_FLASH_CMD_LOCK_BIT_READ (0x71U)
#define INT_FLASH_CMD_OTP_SET (0x45U)
#define INT_FLASH_END_OF_CMD (0xD0U)
#define INT_FLASH_AUTH_ID0 (0xFFFFFFFFUL)
#define INT_FLASH_AUTH_ID1 (0xFFFFFFFFUL)
#define INT_FLASH_AUTH_ID2 (0xFFFFFFFFUL)
#define INT_FLASH_AUTH_ID3 (0xFFFFFFFFUL)
#define INT_DATA_FLASH_MAX_WAIT (0xFFFFFFFFUL)
#define INT_DATA_FLASH_BLOCK_ADDR_MASK (0xFFFFFFC0UL)
#define INT_DATA_FLASH_DWORD_ADDR_MASK (0xFFFFFFFCUL)
#define INT_CODE_FLASH_UNLOCK_TIME_OUT (0x00000400UL)
#define INT_CODE_FLASH_ERASE_TIME_OUT (0x00A00000UL)
#define INT_CODE_FLASH_WRITE_TIME_OUT (0x00A00000UL)
#define INT_CODE_FLASH_8k_BLOCK_ADDR_MASK (0xFFFFE000UL)
#define INT_CODE_FLASH_32k_BLOCK_ADDR_MASK (0xFFFF8000UL)
#define INT_CODE_FLASH_DWORD_ADDR_MASK (0xFFFFFFFCUL)
Int_Data_Flash_Ctrl_st_t g_stIntDataFlashCtrl;
uint32_t g_u32IntDataFlashBuffer[INT_DATA_FLASH_BUFFER_SIZE];
void Int_Flash_Init(void)
{
uint32_t u32Timer;
/* Pull FLMD0 pin low */
u32Timer = INT_CODE_FLASH_UNLOCK_TIME_OUT;
do
{
FLMDPCMD = 0x000000A5UL;
FLMDCNT = 0x00000000UL;
FLMDCNT = 0xFFFFFFFFUL;
FLMDCNT = 0x00000000UL;
u32Timer--;
} while (((FACIFPMON & 0x80U) == 0x80U) && (u32Timer != 0UL));
g_stIntDataFlashCtrl.enMode = INT_DATA_FLASH_READ;
g_stIntDataFlashCtrl.u8Error = 0U;
g_stIntDataFlashCtrl.pfnCompleteCb = NULL;
}
/*
u32Addr: 4-byte aligned address
u32Data: DWord(32-bit) buffer
u32Len : DWord(32-bit) number to be read
*/
void Int_Data_Flash_Read(uint32_t u32Addr, uint32_t u32Data[], uint32_t u32Len)
{
uint32_t i;
if (((u32Addr & 0x00000003UL) == 0UL) &&
(u32Data != NULL) && (u32Len != 0UL) &&
(INT_DATA_FLASH_START_ADDR <= u32Addr) &&
(u32Addr + ((u32Len - 1UL) << 2U) < INT_DATA_FLASH_END_ADDR) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
g_stIntDataFlashCtrl.u8Error = 0U;
DCIBEEPRDCYCL = 9U;
for (i = 0U; i < u32Len; i++)
{
u32Data[i] = *((volatile uint32_t *)u32Addr);
u32Addr += 4UL;
}
}
}
void Int_Data_Flash_Erase(uint32_t u32StartAddr, uint32_t u32EndAddr)
{
if ((INT_DATA_FLASH_START_ADDR <= u32StartAddr) &&
(u32StartAddr <= u32EndAddr) &&
(u32EndAddr <= INT_DATA_FLASH_END_ADDR) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
g_stIntDataFlashCtrl.enMode = INT_DATA_FLASH_ERASE;
g_stIntDataFlashCtrl.u8Error = 0U;
g_stIntDataFlashCtrl.u32Addr = u32StartAddr & INT_DATA_FLASH_BLOCK_ADDR_MASK;
g_stIntDataFlashCtrl.u32DstAddr = u32EndAddr;
FACIFENTRYR = 0xAA80U; /* Enter data flash P/E mode */
R_DEV_IntClearFlag(R_DEV_INT_FLENDNM);
R_DEV_IntEnable(R_DEV_INT_FLENDNM, 1U); /* Enable interrupt */
FACIFCPSR = 0x0001U;
FACIFSADDR = g_stIntDataFlashCtrl.u32Addr;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_ERASE);
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
}
}
/*
retval : offset of the first blank byte in the area to be checked
!!! ATTENTION !!! offset!!! blank byte !!!
0xFFFF FFFF is returned if no blank byte is found
*/
uint32_t Int_Data_Flash_Blank_Check(uint32_t u32StartAddr, uint32_t u32EndAddr)
{
uint32_t u32Addr;
uint32_t u32Continue;
u32Addr = 0xFFFFFFFFUL;
if ((INT_DATA_FLASH_START_ADDR <= u32StartAddr) &&
(u32StartAddr <= u32EndAddr) &&
(u32EndAddr <= INT_DATA_FLASH_END_ADDR) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
g_stIntDataFlashCtrl.u8Error = 0U;
FACIFENTRYR = 0xAA80U; /* Enter data flash P/E mode */
FACIFBCCNT = 0x01U;
FACIFSADDR = u32EndAddr & INT_DATA_FLASH_DWORD_ADDR_MASK;
FACIFEADDR = u32StartAddr & INT_DATA_FLASH_DWORD_ADDR_MASK;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_BLANK_CHK);
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
u32Continue = INT_DATA_FLASH_MAX_WAIT;
while ((FACIFRDY == 0U) && (u32Continue != 0UL))
{
u32Continue--;
}
if (u32Continue)
{
if (FACIFASTAT & 0x98U)
{
FACIFASTAT = 0x00U; /* Clear FACICFAE / FACIDFAE */
Int_Data_Flash_Force_Stop();
}
else
{
if (FACIBCST == 0U)
{
u32Addr = 0UL;
}
else
{
u32Addr = FACIFPSADDR + 4UL;
}
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
}
}
else
{
Int_Data_Flash_Force_Stop();
}
}
return u32Addr;
}
/*
u32Addr: 4-byte aligned address
u32Data: DWord(32-bit) buffer
u32Len : DWord(32-bit) number to be written (<= 16, )
*/
void Int_Data_Flash_Write(uint32_t u32Addr, uint32_t u32Data[], uint32_t u32Len)
{
uint32_t i;
uint16_t u16Word;
uint32_t u32DWord;
if (((u32Addr & 0x00000003UL) == 0UL) && (u32Data != NULL) &&
(u32Len != 0UL) && (u32Len <= INT_DATA_FLASH_BUFFER_SIZE) &&
(INT_DATA_FLASH_START_ADDR <= u32Addr) &&
(u32Addr + ((u32Len - 1UL) << 2U) < INT_DATA_FLASH_END_ADDR) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
g_stIntDataFlashCtrl.enMode = INT_DATA_FLASH_WRITE;
g_stIntDataFlashCtrl.u8Error = 0U;
g_stIntDataFlashCtrl.u16Ptr = 0U;
g_stIntDataFlashCtrl.u32Addr = u32Addr;
g_stIntDataFlashCtrl.u32DstAddr = u32Addr + ((u32Len - 1UL) << 2U);
for (i = 0U; i < u32Len; i++)
{
g_u32IntDataFlashBuffer[i] = u32Data[i];
}
FACIFENTRYR = 0xAA80U; /* Enter data flash P/E mode */
R_DEV_IntClearFlag(R_DEV_INT_FLENDNM);
R_DEV_IntEnable(R_DEV_INT_FLENDNM, 1U); /* Enable interrupt */
u32DWord = g_u32IntDataFlashBuffer[g_stIntDataFlashCtrl.u16Ptr];
FACIFSADDR = g_stIntDataFlashCtrl.u32Addr;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_PROG);
INT_FLASH_FACI_CMD_ISSUE(2U);
u16Word = (uint16_t)(u32DWord & 0x0000FFFFUL);
INT_FLASH_FACI_DAT_ISSUE(u16Word);
u16Word = (uint16_t)((u32DWord >> 16U) & 0x0000FFFFUL);
INT_FLASH_FACI_DAT_ISSUE(u16Word);
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
}
}
Int_Data_Flash_Status_en_t Int_Data_Flash_Status_Get(void)
{
Int_Data_Flash_Status_en_t enStatus;
if (g_stIntDataFlashCtrl.enMode != INT_DATA_FLASH_READ)
{
enStatus = INT_DATA_FLASH_BUSY;
}
else
{
if (g_stIntDataFlashCtrl.u8Error)
{
enStatus = INT_DATA_FLASH_ERROR;
}
else
{
enStatus = INT_DATA_FLASH_IDLE;
}
}
return enStatus;
}
void Int_Data_Flash_Register_P_E_Complete_Cb(Int_Flash_Cb_Func_t pfnCmpleteCb)
{
g_stIntDataFlashCtrl.pfnCompleteCb = pfnCmpleteCb;
}
void Int_Data_Flash_Force_Stop(void)
{
uint32_t u32Wait;
do
{
FACIFENTRYR = 0xAA80U; /* Enter data flash P/E mode */
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_STOP);
u32Wait = INT_DATA_FLASH_MAX_WAIT;
while ((FACIFRDY == 0U) && (u32Wait != 0UL))
{
u32Wait--;
}
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
} while (FACICMDLK != 0U);
}
/******************************************************************************
Code Flash
******************************************************************************/
/*
u32Addr: 4-byte aligned address
u32Data: DWord(32-bit) buffer
u32Len : DWord(32-bit) number to be read
*/
Int_Flash_Result_en_t Int_Code_Flash_Read(uint32_t u32Addr, uint32_t u32Data[], uint32_t u32Len)
{
uint32_t i;
Int_Flash_Result_en_t enResult;
enResult = INT_FLASH_FAIL;
if (((u32Addr & 0x00000003UL) == 0UL) && (u32Data != NULL) &&
(0UL < u32Len) && (u32Len <= INT_CODE_FLASH_SIZE / 4UL) &&
(u32Addr >= INT_CODE_FLASH_START_ADDR) &&
(u32Addr + ((u32Len - 1UL) << 2U) < INT_CODE_FLASH_END_ADDR) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
for (i = 0U; i < u32Len; i++)
{
u32Data[i] = *((volatile uint32_t *)u32Addr);
u32Addr += 4UL;
}
enResult = INT_FLASH_PASS;
}
return enResult;
}
#pragma ghs section text = ".ramfunc"
Int_Flash_Result_en_t Int_Code_Flash_Erase(uint32_t u32StartAddr, uint32_t u32EndAddr)
{
uint8_t u8Loop;
uint32_t u32Addr;
uint32_t u32Timer;
Int_Flash_Result_en_t enResult;
if ((u32StartAddr >= INT_CODE_FLASH_START_ADDR) &&
(u32StartAddr <= u32EndAddr) &&
(u32EndAddr <= INT_CODE_FLASH_END_ADDR) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
/* ID Authentication */
u32Timer = INT_CODE_FLASH_UNLOCK_TIME_OUT;
while ((SELFIDST != 0UL) && (u32Timer != 0UL))
{
SELFID0 = INT_FLASH_AUTH_ID0;
SELFID1 = INT_FLASH_AUTH_ID1;
SELFID2 = INT_FLASH_AUTH_ID2;
SELFID3 = INT_FLASH_AUTH_ID3;
SELFID3;
}
/* Pull FLMD0 pin high */
do
{
FLMDPCMD = 0x000000A5UL;
FLMDCNT = 0x00000001UL;
FLMDCNT = 0xFFFFFFFEUL;
FLMDCNT = 0x00000001UL;
u32Timer--;
} while (((FACIFPMON & 0x80U) == 0U) && (u32Timer != 0UL));
if (u32Timer != 0UL)
{
u32Addr = u32StartAddr;
if (u32Addr < INT_CODE_FLASH_32k_BLOCK_START)
{
u32Addr &= INT_CODE_FLASH_8k_BLOCK_ADDR_MASK;
}
else
{
u32Addr &= INT_CODE_FLASH_32k_BLOCK_ADDR_MASK;
}
FACIFENTRYR = 0xAA01U; /* Enter code flash P/E mode */
FACIFPROTR = 0x5501U; /* Disables protection through lock bits */
FACIFCPSR = 0x0001U;
u8Loop = 1U;
while (u8Loop)
{
FACIFSADDR = u32Addr;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_ERASE);
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
u32Timer = INT_CODE_FLASH_ERASE_TIME_OUT;
while ((FACIFRDY == 0U) && (u32Timer != 0UL))
{
WDTA1WDTE = 0xACU;
u32Timer--;
}
if (u32Timer)
{
if (FACIFASTAT & 0x98U) /* Command lock status */
{
FACIFASTAT = 0x00U; /* Clear FACICFAE / FACIDFAE */
Int_Code_Flash_Force_Stop();
u8Loop = 0U;
}
else
{
if (u32Addr < INT_CODE_FLASH_32k_BLOCK_START)
{
u32Addr += INT_CODE_FLASH_BLOCK_0_7_SIZE;
}
else
{
u32Addr += INT_CODE_FLASH_BLOCK_8_133_SIZE;
}
if (u32Addr > u32EndAddr)
{
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
enResult = INT_FLASH_PASS;
u8Loop = 0U;
}
}
}
else
{
Int_Code_Flash_Force_Stop();
u8Loop = 0U;
}
}
}
/* Pull FLMD0 pin low */
u32Timer = INT_CODE_FLASH_UNLOCK_TIME_OUT;
do
{
FLMDPCMD = 0x000000A5UL;
FLMDCNT = 0x00000000UL;
FLMDCNT = 0xFFFFFFFFUL;
FLMDCNT = 0x00000000UL;
u32Timer--;
} while (((FACIFPMON & 0x80U) == 0x80U) && (u32Timer != 0UL));
/* Lock code flash by ID */
SELFID0 = 0x00000000UL;
SELFID1 = 0x00000000UL;
SELFID2 = 0x00000000UL;
SELFID3 = 0x00000000UL;
}
return enResult;
}
/*
retval : offset of the first blank byte in the area to be checked
!!! ATTENTION !!! offset!!! blank byte !!!
0xFFFF FFFF is returned if no blank byte is found
*/
uint32_t Int_Code_Flash_Blank_Check(uint32_t u32StartAddr, uint32_t u32EndAddr)
{
uint32_t u32Addr;
uint32_t u32Continue;
u32Addr = 0xFFFFFFFFUL;
if ((u32StartAddr >= INT_CODE_FLASH_START_ADDR) &&
(u32StartAddr <= u32EndAddr) &&
(u32EndAddr <= INT_CODE_FLASH_END_ADDR) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
FACIFENTRYR = 0xAA01U; /* Enter code flash P/E mode */
FACIFBCCNT = 0x01U;
FACIFSADDR = u32EndAddr & INT_CODE_FLASH_DWORD_ADDR_MASK;
FACIFEADDR = u32StartAddr & INT_CODE_FLASH_DWORD_ADDR_MASK;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_BLANK_CHK);
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
u32Continue = INT_DATA_FLASH_MAX_WAIT;
while ((FACIFRDY == 0U) && (u32Continue != 0UL))
{
u32Continue--;
}
if (u32Continue)
{
if (FACIFASTAT & 0x98U)
{
FACIFASTAT = 0x00U; /* Clear FACICFAE / FACIDFAE */
Int_Code_Flash_Force_Stop();
}
else
{
if (FACIBCST == 0U)
{
u32Addr = 0UL;
}
else
{
u32Addr = FACIFPSADDR + 4UL;
}
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
}
}
else
{
Int_Code_Flash_Force_Stop();
}
}
return u32Addr;
}
/*
u32Addr: 256-byte aligned address
u32Data: DWord(32-bit) buffer
u32Len : DWord(32-bit) number to be written (Must be a multiple of 64)
*/
Int_Flash_Result_en_t Int_Code_Flash_Write(uint32_t u32Addr, uint32_t u32Data[], uint32_t u32Len)
{
uint8_t i;
uint8_t u8Loop;
uint32_t u32Cnt;
uint32_t u32Timer;
Int_Code_Flash_Buffer_st_t *pstBuffer;
Int_Flash_Result_en_t enResult;
enResult = INT_FLASH_FAIL;
if (((u32Addr & 0x000000FFUL) == 0UL) && ((u32Len & 0x0000003FUL) == 0UL) &&
(u32Data != NULL) && (0UL < u32Len) && (u32Len <= INT_CODE_FLASH_SIZE / 4UL) &&
(INT_CODE_FLASH_START_ADDR <= u32Addr) &&
(u32Addr + ((u32Len - 1UL) << 2U) < INT_CODE_FLASH_END_ADDR) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
/* ID Authentication */
u32Timer = INT_CODE_FLASH_UNLOCK_TIME_OUT;
while ((SELFIDST != 0UL) && (u32Timer != 0UL))
{
SELFID0 = INT_FLASH_AUTH_ID0;
SELFID1 = INT_FLASH_AUTH_ID1;
SELFID2 = INT_FLASH_AUTH_ID2;
SELFID3 = INT_FLASH_AUTH_ID3;
SELFID3;
}
/* Pull FLMD0 pin high */
do
{
FLMDPCMD = 0x000000A5UL;
FLMDCNT = 0x00000001UL;
FLMDCNT = 0xFFFFFFFEUL;
FLMDCNT = 0x00000001UL;
u32Timer--;
} while (((FACIFPMON & 0x80U) == 0U) && (u32Timer != 0UL));
if (u32Timer != 0UL)
{
FACIFENTRYR = 0xAA01U; /* Enter code flash P/E mode */
FACIFPROTR = 0x5501U; /* Disables protection through lock bits */
u8Loop = 1U;
u32Cnt = 0UL;
while (u8Loop)
{
WDTA1WDTE = 0xACU;
pstBuffer = (Int_Code_Flash_Buffer_st_t *)(&u32Data[u32Cnt]);
FACIFSADDR = u32Addr;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_PROG);
INT_FLASH_FACI_CMD_ISSUE(0x80U);
i = 0U;
while ((u8Loop != 0U) && (i < 128U))
{
INT_FLASH_FACI_DAT_ISSUE(pstBuffer->u16Word[i]);
u32Timer = INT_CODE_FLASH_UNLOCK_TIME_OUT;
while ((FACIDBFULL != 0U) && (u32Timer != 0UL))
{
u32Timer--;
}
if (u32Timer)
{
i++;
}
else
{
INT_FLASH_FACI_CMD_READ();
Int_Code_Flash_Force_Stop();
u8Loop = 0U;
}
}
if (u8Loop)
{
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
u32Timer = INT_CODE_FLASH_WRITE_TIME_OUT;
while ((FACIFRDY == 0U) && (u32Timer != 0UL))
{
u32Timer--;
}
if (u32Timer)
{
if (FACIFASTAT & 0x98U) /* Command lock status */
{
FACIFASTAT = 0x00U; /* Clear FACICFAE / FACIDFAE */
Int_Code_Flash_Force_Stop();
u8Loop = 0U;
}
else
{
u32Addr += 256UL;
u32Cnt += 64UL;
if (u32Cnt >= u32Len)
{
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
enResult = INT_FLASH_PASS;
u8Loop = 0U;
}
}
}
else
{
Int_Code_Flash_Force_Stop();
u8Loop = 0U;
}
}
}
}
/* Pull FLMD0 pin low */
u32Timer = INT_CODE_FLASH_UNLOCK_TIME_OUT;
do
{
FLMDPCMD = 0x000000A5UL;
FLMDCNT = 0x00000000UL;
FLMDCNT = 0xFFFFFFFFUL;
FLMDCNT = 0x00000000UL;
u32Timer--;
} while (((FACIFPMON & 0x80U) == 0x80U) && (u32Timer != 0UL));
/* Lock code flash by ID */
SELFID0 = 0x00000000UL;
SELFID1 = 0x00000000UL;
SELFID2 = 0x00000000UL;
SELFID3 = 0x00000000UL;
}
return enResult;
}
void Int_Code_Flash_Force_Stop(void)
{
uint32_t u32Timer;
do
{
FACIFENTRYR = 0xAA01U; /* Enter code flash P/E mode */
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_STOP);
u32Timer = INT_CODE_FLASH_WRITE_TIME_OUT;
while ((FACIFRDY == 0U) && (u32Timer != 0UL))
{
u32Timer--;
}
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
} while (FACICMDLK != 0U);
}
Int_Flash_Result_en_t Int_Config_Set_Read(uint32_t u32Addr, uint16_t u16Data[], uint32_t u32Len)
{
uint32_t i = 0UL;
Int_Flash_Result_en_t enResult = INT_FLASH_FAIL;
if ((u32Addr >= 0XFF300040UL) &&
(u32Addr <= 0XFF30008FUL) &&
(u16Data != NULL) &&
(u32Len <= 40UL) &&
(u32Len > 0UL) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
SYSCTRLFCUFAREA = 0x01U;
nop();
nop();
nop();
nop();
nop();
for (i = 0U; i < u32Len; i++)
{
u16Data[i] = *((volatile uint16_t *)u32Addr);
u32Addr += 2UL;
}
SYSCTRLFCUFAREA = 0x00U;
enResult = INT_FLASH_PASS;
nop();
nop();
nop();
nop();
nop();
}
return enResult;
}
#pragma ghs section text = default
/*
u32Len must be 0x08
*/
Int_Flash_Result_en_t Int_Config_Program_Set_Write(uint32_t u32Addr, uint16_t u16Data[], uint32_t u32Len)
{
uint32_t u32Timer = INT_DATA_FLASH_MAX_WAIT;
Int_Flash_Result_en_t enResult = INT_FLASH_FAIL;
if ((u32Addr >= 0XFF300040UL) &&
(u32Addr <= 0XFF30008FUL) &&
(u16Data != NULL) &&
(g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_READ))
{
do
{
FACIFENTRYR = 0xAA80U; /* Enter data flash P/E mode */
u32Timer--;
} while ((FACIFENTRYR != 0x0080U) && (u32Timer));
FACIFSADDR = u32Addr;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_CFG_PROG);
INT_FLASH_FACI_CMD_ISSUE(0x08U);
INT_FLASH_FACI_DAT_ISSUE(u16Data[0]);
INT_FLASH_FACI_DAT_ISSUE(u16Data[1]);
INT_FLASH_FACI_DAT_ISSUE(u16Data[2]);
INT_FLASH_FACI_DAT_ISSUE(u16Data[3]);
INT_FLASH_FACI_DAT_ISSUE(u16Data[4]);
INT_FLASH_FACI_DAT_ISSUE(u16Data[5]);
INT_FLASH_FACI_DAT_ISSUE(u16Data[6]);
INT_FLASH_FACI_DAT_ISSUE(u16Data[7]);
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
u32Timer = INT_DATA_FLASH_MAX_WAIT;
while ((FACIFRDY == 0U) && (u32Timer != 0UL))
{
u32Timer--;
}
if (u32Timer)
{
if (FACIFASTAT & 0x98U)
{
FACIFASTAT = 0x00U; /* Clear FACICFAE / FACIDFAE */
Int_Data_Flash_Force_Stop();
}
else
{
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
enResult = INT_FLASH_PASS;
}
}
else
{
Int_Data_Flash_Force_Stop();
}
}
return enResult;
}
/**************************************************************************/ /**
* \brief Internal flash ready interrupt service routines
* \retval None
******************************************************************************/
void Int_Flash_Ready_ISR(void)
{
uint16_t u16Word;
uint32_t u32DWord;
R_DEV_IntClearFlag(R_DEV_INT_FLENDNM);
if (FACIFASTAT & 0x98U)
{
FACIFASTAT = 0x00U; /* Clear FACICFAE / FACIDFAE */
Int_Data_Flash_Force_Stop();
g_stIntDataFlashCtrl.enMode = INT_DATA_FLASH_READ;
g_stIntDataFlashCtrl.u8Error = 1U;
R_DEV_IntEnable(R_DEV_INT_FLENDNM, 0U);
if (g_stIntDataFlashCtrl.pfnCompleteCb != NULL)
{
g_stIntDataFlashCtrl.pfnCompleteCb();
}
}
else
{
if (g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_ERASE)
{
g_stIntDataFlashCtrl.u32Addr += INT_DATA_FLASH_BLOCK_SIZE;
if (g_stIntDataFlashCtrl.u32Addr <= g_stIntDataFlashCtrl.u32DstAddr)
{
FACIFSADDR = g_stIntDataFlashCtrl.u32Addr;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_ERASE);
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
}
else
{
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
R_DEV_IntEnable(R_DEV_INT_FLENDNM, 0U);
g_stIntDataFlashCtrl.enMode = INT_DATA_FLASH_READ;
if (g_stIntDataFlashCtrl.pfnCompleteCb != NULL)
{
g_stIntDataFlashCtrl.pfnCompleteCb();
}
}
}
else if (g_stIntDataFlashCtrl.enMode == INT_DATA_FLASH_WRITE)
{
g_stIntDataFlashCtrl.u16Ptr++;
g_stIntDataFlashCtrl.u32Addr += 4UL;
if (g_stIntDataFlashCtrl.u32Addr <= g_stIntDataFlashCtrl.u32DstAddr)
{
u32DWord = g_u32IntDataFlashBuffer[g_stIntDataFlashCtrl.u16Ptr];
FACIFSADDR = g_stIntDataFlashCtrl.u32Addr;
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_CMD_PROG);
INT_FLASH_FACI_CMD_ISSUE(2U);
u16Word = (uint16_t)(u32DWord & 0x0000FFFFUL);
INT_FLASH_FACI_DAT_ISSUE(u16Word);
u16Word = (uint16_t)((u32DWord >> 16U) & 0x0000FFFFUL);
INT_FLASH_FACI_DAT_ISSUE(u16Word);
INT_FLASH_FACI_CMD_ISSUE(INT_FLASH_END_OF_CMD);
}
else
{
FACIFENTRYR = 0xAA00U; /* Enter flash read mode */
R_DEV_IntEnable(R_DEV_INT_FLENDNM, 0U);
g_stIntDataFlashCtrl.enMode = INT_DATA_FLASH_READ;
if (g_stIntDataFlashCtrl.pfnCompleteCb != NULL)
{
g_stIntDataFlashCtrl.pfnCompleteCb();
}
}
}
else
{
Int_Data_Flash_Force_Stop();
g_stIntDataFlashCtrl.enMode = INT_DATA_FLASH_READ;
g_stIntDataFlashCtrl.u8Error = 1U;
R_DEV_IntEnable(R_DEV_INT_FLENDNM, 0U);
if (g_stIntDataFlashCtrl.pfnCompleteCb != NULL)
{
g_stIntDataFlashCtrl.pfnCompleteCb();
}
}
}
}
static uint32_t CodeAddrStart = 0x1f8000;
static uint32_t CodeAddrEnd = 0x1fffff;
static uint8_t easedflag = 0;
static uint8_t ReadBuff[4096];
void TestCodeFlashSer(void)
{
uint32_t datacnt;
uint32_t j;
Int_Flash_Result_en_t estatus;
uint8_t data[5120];
datacnt = CodeAddrEnd - CodeAddrStart + 1;
for (j = 0; j < 4096; j++)
{
ReadBuff[j] = 0;
}
for (j = 0; j < 1024; j++)
{
data[j] = 0xaa;
}
for (j = 0; j < 1024; j++)
{
data[j + 1024] = 0xbb;
}
for (j = 0; j < 1024; j++)
{
data[j + 2048] = 0x55;
}
for (j = 0; j < 1024; j++)
{
data[j + 3072] = 0x66;
}
if (easedflag == 0)
{
estatus = Int_Code_Flash_Erase(CodeAddrStart, CodeAddrEnd);
easedflag = 1;
}
// datacnt = 4096/1024;
// while(datacnt)
{
Int_Code_Flash_Write(CodeAddrStart, (uint32_t *)&data[0], 256);
Int_Code_Flash_Read(CodeAddrStart, (uint32_t *)&ReadBuff[0], 320);
CodeAddrStart += 1024;
Int_Code_Flash_Write(CodeAddrStart, (uint32_t *)&data[1024], 256);
Int_Code_Flash_Read(CodeAddrStart, (uint32_t *)&ReadBuff[1024], 320);
CodeAddrStart += 1024;
Int_Code_Flash_Write(CodeAddrStart, (uint32_t *)&data[2048], 256);
Int_Code_Flash_Read(CodeAddrStart, (uint32_t *)&ReadBuff[2048], 320);
CodeAddrStart += 1024;
Int_Code_Flash_Write(CodeAddrStart, (uint32_t *)&data[3072], 256);
Int_Code_Flash_Read(CodeAddrStart, (uint32_t *)&ReadBuff[3072], 256);
}
}