isr.c 21.6 KB
Newer Older
时昊's avatar
时昊 committed
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755
#include "isr.h"
#define MK_IRQ_OFF	0xFF

void IntDefaultHandler(void);
volatile uint32_t g_ticks = 0xFFFFFFFFU;

device_isr_handler_t isrObj[TOTAL_IRQ_NUM]={
{0,IntDefaultHandler},/*  LVI_IRQn         !< 0  Low Voltage detection interrupt                                        */
{0,IntDefaultHandler},/*  INTP0_IRQn       !< 1  INTP0 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  INTP1_IRQn       !< 2  INTP1 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  INTP2_IRQn       !< 3  INTP2 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  INTP3_IRQn       !< 4  INTP3 External interrupt request input is valid                       */
{0,IntDefaultHandler},/*  INTP4_IRQn       !< 5  INTP4 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  INTP5_IRQn       !< 6  INTP5 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  ST2_IRQn /SPI20_IRQn/IIC20_IRQn !< 7  UART2 transmission transfer end or buffer empty       */
{0,IntDefaultHandler},/*  SR2_IRQn /SPI21_IRQn/IIC21_IRQn !< 8  UART2 rerception transfer                               */
{0,IntDefaultHandler},/*  SRE2_IRQn        !< 9  UART2 rerception communication error occurrence                        */
{0,IntDefaultHandler},/*  ST0_IRQn /SPI00_IRQn/IIC00_IRQn !< 10 UART0 transmission transfer end or buffer empty         */
{0,IntDefaultHandler},/*  SR0_IRQn  /SPI01_IRQn/IIC01_IRQn !< 11 UART0 rerception transfer                              */
{0,IntDefaultHandler},/*  SRE0_IRQn        !< 12 UART0 rerception communication error occurrence                        */
{0,IntDefaultHandler},/*  ST1_IRQn /SPI10_IRQn/IIC10_IRQn  !< 13 UART1 transmission transfer end or buffer empty        */
{0,IntDefaultHandler},/*  SR1_IRQn /SPI11_IRQn/IIC11_IRQn  !< 14 UART1 rerception transfer                              */
{0,IntDefaultHandler},/*  SRE1_IRQn        !< 15 UART1 rerception communication error occurrence                        */
{0,IntDefaultHandler},/*  IICA0_IRQn        !< 16 IICA interrupt request                                                 */
{0,IntDefaultHandler},/*  TM00_IRQn        !< 17 TM4 channel 0 interrupt request                                        */
{0,IntDefaultHandler},/*  TM01_IRQn        !< 18 TM4 channel 1 interrupt request                                        */
{0,IntDefaultHandler},/*  TM02_IRQn        !< 19 TM4 channel 2 interrupt request                                        */
{0,IntDefaultHandler},/*  TM03_IRQn        !< 20 TM4 channel 3 interrupt request                                        */
{0,IntDefaultHandler},/*  ADC_IRQn         !< 21 ADC interrupt request                                                  */
{0,IntDefaultHandler},/*  RTC_IRQn         !< 22 Real-Time Clock interrupt request                                      */
{0,IntDefaultHandler},/*  KEY_IRQn         !< 23 KEY return interrupt request                                           */
{0,IntDefaultHandler},/*  CMP0_IRQn        !< 24 CMP0 interrupt request                                                 */
{0,IntDefaultHandler},/*  CMP1_IRQn        !< 25 CMP1 interrupt request                                                 */
{0,IntDefaultHandler},/*  TMA_IRQn         !< 26 TMA interrupt request                                                  */
{0,IntDefaultHandler},/*  TMM0_IRQn        !< 27 TMM channel 0 interrupt request                                        */
{0,IntDefaultHandler},/*  TMM1_IRQn        !< 28 TMM channel 1 interrupt request                                        */
{0,IntDefaultHandler},/*  TMB_IRQn         !< 29 TMB interrupt request                                                  */
{0,IntDefaultHandler},/*  TMC_IRQn         !< 30 TMC interrupt request                                                  */
{0,IntDefaultHandler},/*  FMC_IRQn         !< 31 Flash erase or write finish                                            */
{0,IntDefaultHandler},/*  OSDC_IRQn         !< 32 OSDC  interrupt request                                             */
{0,IntDefaultHandler},/*  INTP6_IRQn       !< 33 INTP6 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  INTP7_IRQn       !< 34 INTP7 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  INTP8_IRQn       !< 35 INTP8 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  INTP9_IRQn       !< 36 INTP9 External interrupt request input is valid                        */
{0,IntDefaultHandler},/*  INTP10_IRQn      !< 37 INTP10 External interrupt request input is valid                       */
{0,IntDefaultHandler},/*  INTP11_IRQn      !< 38 INTP11 External interrupt request input is valid                       */
{0,IntDefaultHandler},/*  ST3_IRQn /SPI30_IRQn/IIC30_IRQn !< 39  UART3 transmission transfer end or buffer empty       */
{0,IntDefaultHandler},/*  SR3_IRQn /SPI31_IRQn/IIC31_IRQn !< 40  UART3 rerception transfer                               */
{0,IntDefaultHandler},/*  CAN0ERR_IRQn     !< 41 CAN0 error interrupt                                                   */
{0,IntDefaultHandler},/*  SPI0_IRQn  42*/
{0,0},
{0,IntDefaultHandler},/*  TM01H_IRQn       !< 44 TM4 channel 0 (8bit) interrupt request                                 */
{0,0},
{0,0},
{0,IntDefaultHandler},/*  TM03H_IRQn       !< 47 TM4 channel 3 (8bit) interrupt request                                 */
{0,IntDefaultHandler},/*  DIV_IRQn         !< 48 Hardware divider interrupt                                             */
{0,IntDefaultHandler},/*  TM10_IRQn       !< 49 TM8 channel 0 interrupt request		                                 */
{0,IntDefaultHandler},/*  TM11_IRQn         !< 50 TM8 channel 1 interrupt request                                      */
{0,IntDefaultHandler},/*  TM12_IRQn       !< 51 TM8 channel 2 interrupt request		                                 */
{0,IntDefaultHandler},/*  TM13_IRQn         !< 52 TM8 channel 3 interrupt request                                      */
{0,0},
{0,IntDefaultHandler},/*  IT_IRQn          !< 54 15-bit interval timer interrupt request                                */
{0,IntDefaultHandler},/*  CAN0REC_IRQn     !< 55 CAN0 reception completion interrupt                                    */
{0,IntDefaultHandler},/*  CAN0WUP_IRQn     !< 56 CAN0 wakeup interrupt                                                  */
{0,IntDefaultHandler},/*  CAN0TRX_IRQn     !< 57 CAN0 transmission completion interrupt                                 */
{0,IntDefaultHandler},/*  CAN1ERR_IRQn     !< 58 CAN0 error interrupt                                                   */
{0,0},
{0,0},
{0,IntDefaultHandler},/*  CAN1REC_IRQn     !< 61 CAN0 reception completion interrupt                                    */
{0,IntDefaultHandler},/*  CAN1WUP_IRQn     !< 62 CAN0 wakeup interrupt                                                  */
{0,IntDefaultHandler},/*  CAN1TRX_IRQn     !< 63 CAN0 transmission completion interrupt                                 */
{0,IntDefaultHandler},/*  OCRV_IRQn     	!< 64 OCRV interrupt request                                				 */
{0,0},
{0,0},
{0,0},
{0,0},
{0,0},
{0,0},
{0,0},
{0,0},
{0,0},
{0,IntDefaultHandler},/*  SPI1_IRQn  74*/
{0,0},
{0,IntDefaultHandler},/*  LCD_IRQn  76*/
{0,0},
{0,0},
{0,0},
{0,IntDefaultHandler},/*  IICA1_IRQn     	!< 80 IICA1 interrupt request                               				 */
{0,IntDefaultHandler},/*  TM14_IRQn     	!< 81 TM8 channel 4 interrupt request                                		 */
{0,IntDefaultHandler},/*  TM15_IRQn     	!< 82 TM8 channel 5 interrupt request                        				 */
{0,IntDefaultHandler},/*  TM16_IRQn     	!< 83 TM8 channel 6 interrupt request                        				 */
{0,IntDefaultHandler},/*  TM17_IRQn     	!< 84 TM8 channel 7 interrupt request                       				 */
{0,0},
{0,0},
{0,0},
{0,0},
{0,0},
{0,IntDefaultHandler},/*  CAN2ERR_IRQn     !< 90 CAN0 error interrupt                                                   */
{0,0},
{0,0},
{0,IntDefaultHandler},/*  CAN2REC_IRQn     !< 93 CAN0 reception completion interrupt                                    */
{0,IntDefaultHandler},/*  CAN2WUP_IRQn     !< 94 CAN0 wakeup interrupt                                                  */
{0,IntDefaultHandler},/*  CAN2TRX_IRQn     !< 95 CAN0 transmission completion interrupt                                 */
};

void IntDefaultHandler(void)
{ 
	while(1) {}
}

/**
  * @brief  SysTick Handler Decreament the g_ticks value
  * @param  TM13 IRQ
  * @retval None
  */
void SysTick_Handler(void)
{
	g_ticks--;
	RTE_SysTick_Handler();
}

/**
  * @brief  IRQ00_Handler
  * @param  LVI IRQ/OSDC_IRQn/OCRV_IRQn
  * @retval None
  */
void IRQ00_Handler(void)
{
	if(INTC_GetPendingIRQ(LVI_IRQn) && (INTC_GetMKIRQ(LVI_IRQn) != MK_IRQ_OFF))
	{
		isrObj[LVI_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(OSDC_IRQn) && (INTC_GetMKIRQ(OSDC_IRQn) != MK_IRQ_OFF))
	{
		isrObj[OSDC_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(OCRV_IRQn) && (INTC_GetMKIRQ(OCRV_IRQn) != MK_IRQ_OFF))
	{
		isrObj[OCRV_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ01_Handler
  * @param  INTP0 IRQ/INTP6_IRQn
  * @retval None
  */
void IRQ01_Handler(void)
{
	if(INTC_GetPendingIRQ(INTP0_IRQn) && (INTC_GetMKIRQ(INTP0_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP0_IRQn].isrHandler();
	}

	if(INTC_GetPendingIRQ(INTP6_IRQn) && (INTC_GetMKIRQ(INTP6_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP6_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ02_Handler
  * @param  INTP1 IRQ/INTP7_IRQn
  * @retval None
  */
void IRQ02_Handler(void)
{
	if(INTC_GetPendingIRQ(INTP1_IRQn) && (INTC_GetMKIRQ(INTP1_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP1_IRQn].isrHandler();
	}

	if(INTC_GetPendingIRQ(INTP7_IRQn) && (INTC_GetMKIRQ(INTP7_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP7_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ03_Handler
  * @param  INTP2 IRQ /INTP8_IRQn
  * @retval None
  */
void IRQ03_Handler(void)
{
	if(INTC_GetPendingIRQ(INTP2_IRQn) && (INTC_GetMKIRQ(INTP2_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP2_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(INTP8_IRQn) && (INTC_GetMKIRQ(INTP8_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP8_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ04_Handler
  * @param  INTP3 IRQ /INTP9_IRQn
  * @retval None
  */
void IRQ04_Handler(void)
{
	if(INTC_GetPendingIRQ(INTP3_IRQn) && (INTC_GetMKIRQ(INTP3_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP3_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(INTP9_IRQn) && (INTC_GetMKIRQ(INTP9_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP9_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ05_Handler
  * @param  INTP4_IRQn /INTP10_IRQn
  * @retval None
  */
void IRQ05_Handler(void)
{
	if(INTC_GetPendingIRQ(INTP4_IRQn) && (INTC_GetMKIRQ(INTP4_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP4_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(INTP10_IRQn) && (INTC_GetMKIRQ(INTP10_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP10_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ06_Handler
  * @param  INTP5_IRQn /INTP11_IRQn
  * @retval None
  */
void IRQ06_Handler(void)
{
	if(INTC_GetPendingIRQ(INTP5_IRQn) && (INTC_GetMKIRQ(INTP5_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP5_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(INTP11_IRQn) && (INTC_GetMKIRQ(INTP11_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[INTP11_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ07_Handler
  * @param  ST2/SPI20/IIC20 IRQ 
  * @retval None
  */
void IRQ07_Handler(void)
{
	if(INTC_GetPendingIRQ(7) && (INTC_GetMKIRQ(7) != MK_IRQ_OFF))
	{
		isrObj[7].isrHandler();
	}
	if(INTC_GetPendingIRQ(39) && (INTC_GetMKIRQ(39) != MK_IRQ_OFF))
	{
		isrObj[39].isrHandler();
	}	
}

/**
  * @brief  IRQ08_Handler
  * @param  SR2/SPI21/IIC21 IRQ
  * @retval None
  */
void IRQ08_Handler(void)
{	
	if(INTC_GetPendingIRQ(8) && (INTC_GetMKIRQ(8) != MK_IRQ_OFF) )
	{
		isrObj[8].isrHandler();
	}
	if(INTC_GetPendingIRQ(40) && (INTC_GetMKIRQ(40) != MK_IRQ_OFF))
	{
		isrObj[40].isrHandler();
	}
}

/**
  * @brief  IRQ09_Handler
  * @param  SRE2 IRQ
  * @retval None
  */
void IRQ09_Handler(void)
{
	if(INTC_GetPendingIRQ(SRE2_IRQn) && (INTC_GetMKIRQ(SRE2_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[SRE2_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(CAN0ERR_IRQn) && (INTC_GetMKIRQ(CAN0ERR_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[CAN0ERR_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ10_Handler
  * @param  ST0/SPI00/IIC00 IRQ  
  * @note   the num of ST0_IRQn is same as SPI00_IRQn and IIC00_IRQ, so SPI00_IRQn or IIC00_IRQ
  *			interrupt quote this function handler IRQ10_Handler
  * @retval None
  */
void IRQ10_Handler(void)
{
	if(INTC_GetPendingIRQ(10) && (INTC_GetMKIRQ(10) != MK_IRQ_OFF))
	{
		(void)isrObj[10].isrHandler();
	}

	if(INTC_GetPendingIRQ(SPI1_IRQn) && (INTC_GetMKIRQ(SPI1_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[SPI1_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ11_Handler
  * @param  SR0/SPI01/IIC01 IRQ 
  * @note   the num of SR0_IRQn is same as SPI01_IRQn and IIC01_IRQ, so SPI01_IRQn or IIC01_IRQ
  *			interrupt quote this function handler IRQ11_Handler
  * @retval None
  */
void IRQ11_Handler(void)
{
	(void)isrObj[11].isrHandler();
}

/**
  * @brief  IRQ12_Handler
  * @param   SRE0 or TM01H IRQ 
  * @note   the num of SRE0_IRQn is same as TM01H_IRQn, so TM01H_IRQn 
  *			interrupt quotes this function handler IRQ12_Handler
  * @retval None
  */
void IRQ12_Handler(void)
{
	if(INTC_GetPendingIRQ(SRE0_IRQn) && (INTC_GetMKIRQ(SRE0_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[SRE0_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM01H_IRQn) && (INTC_GetMKIRQ(TM01H_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[TM01H_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ13_Handler
  * @param  ST1/SPI10/IIC10 IRQ  
  * @note   the num of ST1_IRQn is same as SPI10_IRQn and IIC10_IRQ, so SPI10_IRQn or IIC10_IRQ
  *			interrupt quote this function handler IRQ13_Handler
  * @retval None
  */
void IRQ13_Handler(void)
{
	(void)isrObj[13].isrHandler();
}

/**
  * @brief  IRQ14_Handler
  * @param  SR1/SPI11/IIC11 IRQ
  * @note   the num of SR1_IRQn is same as SPI11_IRQn and IIC11_IRQ, so SPI11_IRQn or IIC11_IRQ
  *			interrupt quote this function handler IRQ14_Handler
  * @retval None
  */
void IRQ14_Handler(void)
{
	(void)isrObj[14].isrHandler();
}

/**
  * @brief  IRQ15_Handler
  * @param  SRE1 IRQ
  * @note   the num of SRE1_IRQn is same as TM03H_IRQn, so TM03H_IRQn 
  *			interrupt quotes this function handler IRQ15_Handler
  * @retval None
  */
void IRQ15_Handler(void)
{
	if(INTC_GetPendingIRQ(SRE1_IRQn) && (INTC_GetMKIRQ(SRE1_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[SRE1_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM03H_IRQn) && (INTC_GetMKIRQ(TM03H_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[TM03H_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ16_Handler
  * @param  IICA IRQ
  * @retval None
  */
void IRQ16_Handler(void)
{
	if(INTC_GetPendingIRQ(IICA0_IRQn) && (INTC_GetMKIRQ(IICA0_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[IICA0_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(DIV_IRQn) && (INTC_GetMKIRQ(DIV_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[DIV_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(IICA1_IRQn) && (INTC_GetMKIRQ(IICA1_IRQn) != MK_IRQ_OFF) )
	{
		isrObj[IICA1_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ17_Handler
  * @param  TM00 IRQ
  * @retval None
  */
void IRQ17_Handler(void)
{
	if(INTC_GetPendingIRQ(TM00_IRQn) && (INTC_GetMKIRQ(TM00_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM00_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM10_IRQn) && (INTC_GetMKIRQ(TM10_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM10_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM14_IRQn) && (INTC_GetMKIRQ(TM14_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM14_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ18_Handler
  * @param  TM01 IRQ
  * @retval None
  */
void IRQ18_Handler(void)
{
	if(INTC_GetPendingIRQ(TM01_IRQn) && (INTC_GetMKIRQ(TM01_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM01_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM11_IRQn)&& (INTC_GetMKIRQ(TM11_IRQn) != MK_IRQ_OFF ))
	{
		isrObj[TM11_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM15_IRQn)&& (INTC_GetMKIRQ(TM15_IRQn)!= MK_IRQ_OFF))
	{
		isrObj[TM15_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ19_Handler
  * @param  TM02 IRQ
  * @retval None
  */
void IRQ19_Handler(void)
{
	if(INTC_GetPendingIRQ(TM02_IRQn) && (INTC_GetMKIRQ(TM02_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM02_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM12_IRQn) && (INTC_GetMKIRQ(TM12_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM12_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM16_IRQn) && (INTC_GetMKIRQ(TM16_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM16_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ20_Handler
  * @param  TM03 IRQ
  * @retval None
  */
void IRQ20_Handler(void)
{
	if(INTC_GetPendingIRQ(TM03_IRQn) && (INTC_GetMKIRQ(TM03_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM03_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM13_IRQn) && (INTC_GetMKIRQ(TM13_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM13_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(TM17_IRQn) && (INTC_GetMKIRQ(TM17_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TM17_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ21_Handler
  * @param  ADC IRQ
  * @retval None
  */
void IRQ21_Handler(void)
{
	(void)isrObj[21].isrHandler();
}

/**
  * @brief  IRQ22_Handler
  * @param  RTC IRQ
  * @retval None
  */
void IRQ22_Handler(void)
{
	if(INTC_GetPendingIRQ(RTC_IRQn) && (INTC_GetMKIRQ(RTC_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[RTC_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(IT_IRQn) && (INTC_GetMKIRQ(IT_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[IT_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ23_Handler
  * @param  IT IRQ
  * @retval None
  */
void IRQ23_Handler(void)
{
	if(INTC_GetPendingIRQ(KEY_IRQn) && (INTC_GetMKIRQ(KEY_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[KEY_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(CAN0REC_IRQn) && (INTC_GetMKIRQ(CAN0REC_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[CAN0REC_IRQn].isrHandler();
	}	
}

/**
  * @brief  IRQ24_Handler
  * @param  CMP0_IRQn
  * @retval None
  */
void IRQ24_Handler(void)
{
	if(INTC_GetPendingIRQ(CMP0_IRQn) && (INTC_GetMKIRQ(CMP0_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[CMP0_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(CAN0WUP_IRQn) && (INTC_GetMKIRQ(CAN0WUP_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[CAN0WUP_IRQn].isrHandler();
	}
}

void IRQ25_Handler(void)
{
	if(INTC_GetPendingIRQ(CMP1_IRQn) && (INTC_GetMKIRQ(CMP1_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[CMP1_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(CAN0TRX_IRQn) && (INTC_GetMKIRQ(CAN0TRX_IRQn) != MK_IRQ_OFF))
	{
		(void)isrObj[CAN0TRX_IRQn].isrHandler();
	}
}

void IRQ26_Handler(void)
{
	if(INTC_GetPendingIRQ(TMA_IRQn) && (INTC_GetMKIRQ(TMA_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TMA_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(CAN1ERR_IRQn) && (INTC_GetMKIRQ(CAN1ERR_IRQn) != MK_IRQ_OFF))
	{
		isrObj[CAN1ERR_IRQn].isrHandler();
	}

	if(INTC_GetPendingIRQ(CAN2ERR_IRQn) && (INTC_GetMKIRQ(CAN2ERR_IRQn) != MK_IRQ_OFF))
	{
		isrObj[CAN2ERR_IRQn].isrHandler();
	}
}
/**
  * @brief  IRQ27_Handler
  * @param  TM0 IRQ
  * @retval None
  */
void IRQ27_Handler(void)
{
	(void)isrObj[TMM0_IRQn].isrHandler();
}

/**
  * @brief  IRQ28_Handler
  * @param  TMM1_IRQn
  * @retval None
  */
void IRQ28_Handler(void)
{
	(void)isrObj[TMM1_IRQn].isrHandler();
}

/**
  * @brief  IRQ29_Handler
  * @param  TMB IRQ
  * @retval None
  */
void IRQ29_Handler(void)
{
	if(INTC_GetPendingIRQ(TMB_IRQn) && (INTC_GetMKIRQ(TMB_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TMB_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(CAN1REC_IRQn) && (INTC_GetMKIRQ(CAN1REC_IRQn) != MK_IRQ_OFF))
	{
		isrObj[CAN1REC_IRQn].isrHandler();
	}

	if(INTC_GetPendingIRQ(CAN2REC_IRQn) && (INTC_GetMKIRQ(CAN2REC_IRQn) != MK_IRQ_OFF))
	{
		isrObj[CAN2REC_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ30_Handler
  * @param  TMC IRQ
  * @retval None
  */
void IRQ30_Handler(void)
{
	if(INTC_GetPendingIRQ(TMC_IRQn) && (INTC_GetMKIRQ(TMC_IRQn) != MK_IRQ_OFF))
	{
		isrObj[TMC_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(CAN1WUP_IRQn) && (INTC_GetMKIRQ(CAN1WUP_IRQn) != MK_IRQ_OFF) )
	{
		isrObj[CAN1WUP_IRQn].isrHandler();
	}

	if(INTC_GetPendingIRQ(CAN2WUP_IRQn) && (INTC_GetMKIRQ(CAN2WUP_IRQn) != MK_IRQ_OFF) )
	{
		isrObj[CAN2WUP_IRQn].isrHandler();
	}
}

/**
  * @brief  IRQ31_Handler
  * @param  FMC IRQ 
  * @retval None
  */
void IRQ31_Handler(void)
{
	if(INTC_GetPendingIRQ(FMC_IRQn) && (INTC_GetMKIRQ(FMC_IRQn) != MK_IRQ_OFF))
	{
		isrObj[FMC_IRQn].isrHandler();
	}
	
	if(INTC_GetPendingIRQ(CAN1TRX_IRQn) && (INTC_GetMKIRQ(CAN1TRX_IRQn) != MK_IRQ_OFF))
	{
		isrObj[CAN1TRX_IRQn].isrHandler();
	}

	if(INTC_GetPendingIRQ(CAN2TRX_IRQn) && (INTC_GetMKIRQ(CAN2TRX_IRQn) != MK_IRQ_OFF))
	{
		isrObj[CAN2TRX_IRQn].isrHandler();
	}
}

/**
  * @brief  register interrupt function according to  IRQn num.
  * @param  irq_num: it relates to irq handler 
  * @param	interrupt:interrupt server function
  * @retval regiseter status 
  */
int ISR_Register(IRQn_Type irqnum, isr_handler_t cb)
{
	int ret = ISR_SUCC;	
	uint8_t irq_num;
	
	irq_num = (uint8_t)irqnum;
	if(irq_num >= TOTAL_IRQ_NUM)
	{
		return ISR_ERR;
	}
	
	if(isrObj[irq_num].IRQ_Flag)
	{
		return ISR_ERR;
	}
	else
	{		
		isrObj[irq_num].isrHandler = cb;		
		isrObj[irq_num].IRQ_Flag = true;
		INTC_ClearPendingIRQ(irqnum); // clear  interrupt flag 
		NVIC_ClearPendingIRQ(irqnum); // clear  interrupt flag 
		INTC_EnableIRQ(irq_num);
	}

	return ret;
}

/**
  * @brief  cancel register interrupt function according to  IRQn num.
  * @param  irq_num: it relates to irq handler 
  * @param	interrupt:interrupt server function
  * @retval cancel regiseter status 
  */
int ISR_DeRegister(IRQn_Type irqnum)
{
	int ret = ISR_SUCC;	
	uint8_t irq_num;
	
	irq_num = (uint8_t)irqnum;
	if(irq_num >= TOTAL_IRQ_NUM)
	{
		return ISR_ERR;
	}
	
	isrObj[irq_num].isrHandler = NULL;		
	isrObj[irq_num].IRQ_Flag = false;
	INTC_ClearPendingIRQ(irqnum); // clear  interrupt flag 
	NVIC_ClearPendingIRQ(irqnum); // clear  interrupt flag 

	return ret;
}