Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
TianYing_ty100
Project
Project
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
TY
TianYing_ty100
Commits
74e48040
Commit
74e48040
authored
May 16, 2024
by
李俭双
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
🐞
fix:更改串口驱动
parent
9a0f7317
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
2 additions
and
2 deletions
+2
-2
uart.c
...urce/Device/Cmsemicon/BAT32A239/Library/Driver/src/uart.c
+1
-1
RTE_CLOCK_Select_BAT32A239.c
...n/BAT32A239/RTE/CLOCK_Select/RTE_CLOCK_Select_BAT32A239.c
+1
-1
No files found.
Firmware/Source/Device/Cmsemicon/BAT32A239/Library/Driver/src/uart.c
View file @
74e48040
...
...
@@ -51,7 +51,7 @@ static uint32_t UART_GetSysClock(void)
{
if
(
USE_HSE_SYSTYEM_CLOCK
==
SYSTYEM_CLOCK_OPEN
)
{
return
8
000000
;
return
64
000000
;
}
else
{
...
...
Firmware/Source/Device/Cmsemicon/BAT32A239/RTE/CLOCK_Select/RTE_CLOCK_Select_BAT32A239.c
View file @
74e48040
...
...
@@ -16,7 +16,7 @@ void RTE_CLOCK_Select_Start(void)
CGC_PLL_Setting
(
PLL_SR_fMX
,
PLL_DIV_2
,
PLL_MUL_16
);
CGC_PLL_CFG_AS_FCLK
();
delay_init
(
64000000
);
//
SystemCoreClock = 64000000UL;
SystemCoreClock
=
64000000UL
;
#endif
#ifdef USED_FHOCO_FCLK
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment